




PWB=GN-1457-1

<b>OR_Module for burst stopper</b>		
Title	TOP	
Size	Document Number	Rev
A3	<Doc>	3.0
Date:	Monday, March 23, 2015	Sheet 1 of 18



### VME J1 Connector



### VME J2 Connector







<b>OR Module for burst stopper</b>		
Title		
VME Connector		
Size	Document Number	Rev
A3		3.0
Date:	Monday, March 23, 2015	Sheet 2 of 18






1 ← 0  
ADDRESS SW

<b>OR Module for burst stopper</b>		
Title Address Buffer, Comparator		
Size A3	Document Number	Rev 3.0
Date:	Monday, March 23, 2015	Sheet 3 of 18




<b>OR Module for burst stopper</b>		
Title		
Data Buffer		
Size	Document Number	Rev
A3		3.0
Date:	Monday, March 23, 2015	Sheet 4 of 18







M0,M1,M2 でコンフィギュレーションモードを決める

From CPLD




<b>OR_Module for burst stopper</b>		
Title FPGA Bank0,GND for PWR		
Size A3	Document Number	Rev 3.0
Date: Monday, March 23, 2015	Sheet 6	of 18






## Bank 12 FPGA と VME data, spare の接続




## Bank 13 FPGA と VME address, spare の接続



OR Module for burst stopper		
Title		
FPGA Bank 12,13 for VME, SPARE		
Size	Document Number	Rev
A3		3.0
Date:	Monday, March 23, 2015	Sheet 7 of 18



# for PROM







# for TESTPIN

## Bank 16 FPGA と TESTPIN, CPLD の接続




本ページ中これらの信号だけ  
スワップ不可  
これら以外はスワップ可能






Title		
OR_Module for burst stopper		
FPGA Bank16 for TESTPIN,CPLD		
Size	Document Number	Rev
A3	<Doc>	3.0
Date:	Monday, March 23, 2015	Sheet 9 of 18



# Bank 33 FPGA と INPUT の接続






# Bank 34 FPGA と INPUT の接続



# Bank 35 FPGA と INPUT,OUTPUT の接続





<b>OR Module for burst stopper</b>		
Title FPGA Bank35 for INPUT, OUTPUT		
Size A3	Document Number <Doc>	Rev 3.0
Date: Monday, March 23, 2015	Sheet 11	of 18





for GTP

OR Module for burst stopper		
Title FPGA Bank 213,216 for GTP		
Size A3	Document Number <Doc>	Rev 3.0
Date: Monday, March 23, 2015	Sheet 12	of 18





<b>OR_Module for burst stopper</b>		
Title		
NIMCLOCK,NIMOUT		
Size	Document Number	Rev
A3		3.0
Date:	Monday, March 23, 2015	Sheet 13 of 18





<b>OR Module for burst stopper</b>		
Title		
NIM		
Size	Document Number	Rev
A3	<Doc>	3.0
Date:	Monday, March 23, 2015	Sheet 14 of 18








OR Module for burst stopper		
Title	NIM	
Size	Document Number	Rev
A3	<Doc>	3.0
Date:	Monday, March 23, 2015	Sheet 14 of 18









<b>OR Module for burst stopper</b>		
Title		NIM
Size	Document Number	Rev
A3	<Doc>	3.0
Date:	Monday, March 23, 2015	Sheet 14 of 18




<b>OR Module for burst stopper</b>		
Title		
NIM		
Size	Document Number	Rev
A3	<Doc>	3.0
Date:	Monday, March 23, 2015	Sheet 14 of 18



<b>OR Module for burst stopper</b>		
Title		
NIM2		
Size	Document Number	Rev
A3	<Doc>	3.0
Date:	Monday, March 23, 2015	Sheet 15 of 18



Title		
Power		
Size	Document Number	Rev
A3		3.0
Date:	Monday, March 23, 2015	Sheet 16 of 18




- BPI\_A0
- BPI\_A1
- BPI\_A2
- BPI\_A3
- BPI\_A4
- BPI\_A5
- BPI\_A6
- BPI\_A7
- BPI\_A8
- BPI\_A9
- BPI\_A10
- BPI\_A11
- BPI\_A12
- BPI\_A13
- BPI\_A14
- BPI\_A15
- BPI\_A16
- BPI\_A17
- BPI\_A18
- BPI\_A19
- BPI\_A20
- BPI\_A21
- BPI\_A22
- BPI\_A23

- BPI\_DUMP\_D15
- BPI\_DUMP\_D14
- BPI\_DUMP\_D13
- BPI\_DUMP\_D12
- BPI\_DUMP\_D11
- BPI\_DUMP\_D10
- BPI\_DUMP\_D9
- BPI\_DUMP\_D8
- BPI\_DUMP\_D7
- BPI\_DUMP\_D6
- BPI\_DUMP\_D5
- BPI\_DUMP\_D4
- BPI\_DUMP\_D3
- BPI\_DUMP\_D2
- BPI\_DUMP\_D1
- BPI\_DUMP\_D0


<b>OR Module for burst stopper</b>		
Title configuration PROM(BPI)		
Size A3	Document Number <Doc>	Rev 3.0
Date: Monday, March 23, 2015	Sheet 17	of 18




# BPI address



# BPI data



# BPI mode selector (FPGA or CPLD)



Title		
OR Module for burst stopper		
BPI Bus, BPI mode selector		
Size	Document Number	Rev
A3	<Doc>	3.0
Date:	Monday, March 23, 2015	Sheet 18 of 18